NITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Offi-Address: COMMISSIONER FOR PATENTS

CONFIRMATION NO.

5412

P O Box 1450 Alexandria, Virgima 22313-1450 www.uspto.gov

#### NOTICE OF ALLOWANCE AND FEE(S) DUE

38456 7590 DENIRO/RAMBUS 575 MARKET STREET 09/03/2009

FILING DATE

EXAMINER DANWALKAD UINTETA S PAPER NUMBER ARTHNIT

2611 DATE MAILED: 09/03/2009

ATTORNEY DOCKET NO.

SUITE 2500 SAN FRANCISCO, CA 94105

APPLICATION NO.

FIRST NAMED INVENTOR

10/675,027 09/30/2003 Dennis Kim RAMB-01016US0

TITLE OF INVENTION: CLOCK-DATA RECOVERY ("CDR") CIRCUIT, APPARATUS AND METHOD FOR VARIABLE FREQUENCY DATA

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300	\$0	\$1810	12/03/2009

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED.</u> THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

#### HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown

B. If the status above is to be removed, check box 5b on Part B -Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

#### PART B - FEE(S) TRANSMITTAL

# Complete and send this form, together with applicable fee(s), to: Mail Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

or Fax (571)-273-2885

appropriate. All further indicated unless correcte maintenance fee notifical	correspondence includir ed below or directed oth	or transmitting the ISS ig the Patent, advance nerwise in Block 1, by	orders and notification of r (a) specifying a new corres	naintenance fees will pondence address; ar	be mailed to the current nd/or (b) indicating a sep	should be completed where t correspondence address as arate "FEE ADDRESS" for	
CURRENT CORRESPONDENCE ADDRESS (Note: Use Block I for any change of address)				Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.			
38456 DENIRO/RAM 575 MARKET S SUITE 2500	TREET	1/2009		Certif	icate of Mailing or Tran		
SAN FRANCIS	CO, CA 94105					(Depositor's name)	
						(Signature)	
						(Date)	
APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	A	TTORNEY DOCKET NO.	CONFIRMATION NO.	
10/675,027	09/30/2003		Dennis Kim		RAMB-01016US0	5412	
			UIT, APPARATUS AND N	PREV, PAID ISSUE F			
APPLN, TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE				
nonprovisional	NO	\$1510	\$300	\$0	\$1810	12/03/2009	
EXAM		ART UNIT	CLASS-SUBCLASS				
PANWALKAF		2611	375-354000 2. For printing on the p				
"Fee Address" ind PTO/SB/47; Rev 03-0 Number is required.	ondence address (or Cha 3/122) attached. ication (or "Fee Address' 2 or more recent) attach	inge of Correspondence "Indication form and Use of a Customer	(I) the names of up to or agents OR, alternativ (2) the name of a single registered attorney or a 2 registered patent attolisted, no name will be	3 registered patent a vely, e firm (having as a m igent) and the names meys or agents. If no printed.	ember a 2		
PLEASE NOTE: Uni recordation as set forti (A) NAME OF ASSIG	ess an assignee is ident h in 37 CFR 3.11. Comp GNEE	ified below, no assigned pletion of this form is NO	THE PATENT (print or type data will appear on the pOT a substitute for filing an (B) RESIDENCE: (CITY printed on the patent):	atent. If an assignee assignment. and STATE OR CO	UNTRY)	occument has been filed for	
4a. The following fee(s):  Issue Fee Publication Fee (N	o small entity discount p		4b. Payment of Fee(s): (Ples A check is enclosed. Payment by credit car The Director is hereby overpayment, to Depo	d. Form PTO-2038 is	s attached.	shown above) eficiency, or credit any an extra copy of this form).	
	s SMALL ENTITY state	as. See 37 CFR 1.27.	b. Applicant is no lon				
NOTE: The Issue Fee an interest as shown by the	d Publication Fee (if req records of the United Sta	uired) will not be accept tes Patent and Trademan	ed from anyone other than t k Office.	he applicant; a registe	ered attorney or agent; or t	he assignee or other party in	
Authorized Signature				Date			
Typed or printed name				Registration No.			
This collection of inform an application. Confident submitting the complete this form and/or suggesti Box 1450, Alexandria, V Alexandria, Virginia 223	ation is required by 37 C tiality is governed by 35 I application form to the ons for reducing this but irginia 22313-1450. DC 13-1450.	CFR 1.311. The informat U.S.C. 122 and 37 CFF USPTO. Time will var rden, should be sent to t O NOT SEND FEES OR	ion is required to obtain or r R 1.14. This collection is est y depending upon the indiv he Chief Information Office COMPLETED FORMS TO	etain a benefit by the imated to take 12 min idual case. Any com- r, U.S. Patent and Tr D THIS ADDRESS. S	public which is to file (an nutes to complete, includi ments on the amount of ti ademark Office, U.S. Dep SEND TO: Commissioner	d by the USPTO to process) ng gathering, preparing, and me you require to complete sartment of Commerce, P.O. for Patents, P.O. Box 1450,	

OMB 0651-0033

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



## UNITED STATES PATENT AND TRADEMARK OFFICE

#### UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

Alexandra, Virgima 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/675,027	09/30/2003	Dennis Kim	RAMB-01016US0	5412	
38456	6 7590 0903/2009		EXAMINER		
DENIRO/RAMBUS			PANWALKAR, VINEETA S		
575 MARKET ST	FREET	ART UNIT	PAPER NUMBER		
SUITE 2500 SAN FRANCISCO, CA 94105			2611 DATE MAII ED: 09/03/200	9	

## Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 315 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 315 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

### Application No. Applicant(s) 10/675 027 KIM ET AL. Notice of Allowability Examiner Art Unit VINEETAS PANWALKAR 2611 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308. 1. X This communication is responsive to telephone interview regarding examiner's amendment dates 8/20/09. 2. The allowed claim(s) is/are 1,3,5-8,10-24,30,34-38, now renumbered 1-27. 3. Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) $\square$ All b) Some\* c) None of the: 1. T Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)). \* Certified copies not received: \_\_\_\_\_. Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application. THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient. CORRECTED DRAWINGS (as "replacement sheets") must be submitted. (a) Including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d). 6. DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL. Attachment(s) 1. | Notice of References Cited (PTO-892) 5. Notice of Informal Patent Application 2. Notice of Draftperson's Patent Drawing Review (PTO-948) Interview Summary (PTO-413), Paper No./Mail Date Information Disclosure Statements (PTO/SB/08). 7. X Examiner's Amendment/Comment Paper No./Mail Date 4. T Examiner's Comment Regarding Requirement for Deposit 8. X Examiner's Statement of Reasons for Allowance of Biological Material

9. ☐ Other .

Art Unit: 2611

#### DETAILED ACTION

#### Examiner's Amendment

 An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it

MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Mr. Kirk DeNiro (Reg. No. 35854) on 8/20/09.

The application has been amended as follows:

2. In the claims:

#### 2a. Replace claim 1 with:

--1) (Currently Amended) A circuit, comprising:

a clock circuit capable of generating a clock signal having a phase, the clock circuit including a phase adjuster capable of making an adjustment to the phase of the clock signal during each of a plurality of adjustment cycles in response to an adjustable phase step-size;

a sampler, coupled to the clock circuit, capable of receiving, in response to the clock signal, a data signal having a variable data bit-rate by outputting sampled data bits as received data signal; and

wherein the circuit further includes phase detection and logic circuitry capable of stalling adjustment of the phase of the clock signal during one or more current adjustment cycles in response to data phase

Art Unit: 2611

information derived from a plurality of data bits during one or more previous adjustment cycles,

wherein the circuit further includes a phase adjust step-size logic capable of outputting the adjustable phase step-size having an adjustable magnitude dependent on the variable data bit-rate. --

2b. Cancel claim 2.

## 2c. Replace claim 3 with:

--3) (Currently Amended) The circuit of claim 1, wherein the phase adjust stepsize logic is capable of outputting the adjustable phase step-size having a direction dependent on the variable data bit-rate. --

## 2d. Replace claim 10 with:

--10) (Currently Amended) A circuit, comprising:

a clock circuit capable of generating a clock signal in response to an adjustable phase step-size; and

a sampler, coupled to the clock circuit, capable of receiving, in response to the clock signal, a data signal having a variable data bit-rate.

wherein the circuit includes an indicator capable of adjusting the adjustable phase step-size in response to the variable data bit-rate,

wherein the circuit includes a counter for obtaining a first step-size and the indicator provides a second step-size, wherein the first step-size and the second step-size are summed to obtain the adjustable phase step-size. --

#### 2e. Replace claim 12 with:

Art Unit: 2611

--12) (Currently Amended) The circuit of claim 1, wherein the circuit includes an averaging circuit capable of averaging a plurality of up signals to obtain an average up value and a plurality of down signals to obtain an average down value, and outputting the adjustable phase step-size in response to a comparison of the average up value and the average down value. --

## 2f. Replace claim 14 with:

- --14) (Currently Amended) A circuit, comprising:
- a clock circuit capable of generating a clock signal in response to a phase adjust signal;
- a sampler, coupled to the clock circuit, capable of receiving, in response to the clock signal, a data signal having a variable data bit-rate; and,

wherein the circuit comprises,

- a first stage, coupled to the sampler, capable of outputting a first stage output signal in response to a sampled data signal;
- a second stage, coupled to the first stage, capable
- of outputting a second stage output signal in response to the first stage output signal;
- a third stage capable of outputting the phase adjust signal in response to the second stage output signal; and,
- stall logic, coupled to the first, second and third stages, and capable of holding the phase adjust signal in response to the first and second stage output signals. --

## 2g. Replace claim 18 with:

--18) (currently amended) A circuit, comprising:

a clock circuit capable of generating a clock signal in response to a phase adjust signal having an adjustable step-size; and.

Art Unit: 2611

a sampler capable of receiving, in response to the clock signal, a data signal having a variable data bit-rate;

wherein the circuit includes,

a first stage, coupled to the sampler, capable of outputting a first stage output signal in resconse to a sampled data signal:

a second stage, coupled to the first stage, capable

of outputting a second stage output signal in response to the first stage output signal;

a third stage capable of outputting the phase adjust signal, having a first stepsize, in response to the second stage output signal;

stall logic, coupled to the first, second and third stages, capable of holding the phase adjust signal in response to the first and second stage output signals;

an indicator, coupled to the third stage, capable of outputting a second step-size in response to the variable data bit-rate; and,

a counter, coupled to the third stage and the indicator, capable of outputting the phase adjust signal having the adjustable step-size in response to the first and second step-sizes. --

#### 2h. Introduce new claim 34 as follows:

--34. (New) The method of claim 30, wherein the signal is received in response to a clock signal and wherein the update rate is a divisor of a frequency of a clock signal. --

#### 2i. Introduce new claim 35 as follows:

--35) (New) The method of claim 30, further comprising determining phase information associated with the plurality of digital data signals including: deserializing the plurality of digital data signals to output a group of data bits in

parallel;

Art Unit: 2611

comparing phases of the of the group of digital data bits with a phase of a clock signal to generate the plurality of up signals and the plurality of down signals; and determining the phase information based on the plurality of up signals and the plurality of down signals. —

2j. Introduce new claim 36 as follows:

--36) (New) The method of claim 30, wherein the signal is a data signal having the variable data bit-rate and the signal is received in response to the clock signal and further comprising:

updating a phase of the clock signal based on the adjustable step size. --

2k. Introduce new claim 37 as follows:

--37) (New) The circuit of claim 1, wherein the circuit includes multiple pipelined stages that are controlled by a timing signal having a frequency that is a divisor of a frequency of the clock signal. --

2l. Introduce new claim 38 as follows:

--38) (New) The circuit of claim 1, wherein the circuit further comprises a deserializer coupled between an output of the sampler and the clock circuit, and wherein the circuit compares phases of a plurality of data bits output from the deserializer with the phase of the clock signal to generate a plurality of up signals and a plurality of down signals, the circuit derives the data phase information based on the plurality of up signals and the plurality of down signals. --

In the specification:

In line 13 on Page 3 of the specification, replace "the Clock circuit" with --the
 circuit --.

Art Unit: 2611

 In line 20 on Page 3 of the specification, replace "the Clock circuit" with --the circuit --.

In line 22 on Page 3 of the specification, replace "the Clock circuit" with --the
 circuit --

#### 3d. Replace the Abstract with:

-- A circuit, such as a CDR circuit, includes a sampler to receive a data signal having a variable data bit-rate responsive to a clock signal in an embodiment of the present invention. A clock circuit is coupled to the sampler and generates the clock signal responsive to a selectable update rate and a selectable phase adjust step-size. In a second embodiment of the present invention, the circuit includes a Stall logic that is coupled to first, second and third stages and is capable to hold the phase adjust signal responsive to the first and second stage output signals. In a third embodiment of the present invention, an indicator detects the variable data bit-rate and a counter provides the selectable phase adjust step-size for the adjust signal. In a fourth embodiment of the present invention, the circuit includes the Stall logic, the indicator and the counter. In a fifth embodiment of the present invention, the circuit includes an Averaging circuit to output a phase adjust signal responsive to the averaging of a first and second adjust signals for a predetermined period of time. --

## Allowable Subject Matter

 Claims 1, 3, 5-8, 10-24, 30 and 35-38 as per examiner's amendment above are allowed.

The following is a statement of reasons for the indication of allowable subject matter:

Art Unit: 2611

- 4a. Regarding claim 1, prior art of record fails to show the circuit, wherein the clock circuit includes a phase adjust step-size logic capable of outputting an adjustable magnitude of the phase step-size in response to the variable data bit-rate, in combination with every other limitation of the claim.
- 4b. Claim 3, 5-8, 12, 13, 37 and 38 are allowed as being dependent on claim 1.
- 4c. Regarding claim 10, prior art of record fails to show the circuit wherein the clock circuit includes a counter for obtaining a first step-size and the indicator provides a second step-size, wherein the first step size and the second step size are summed to obtain the adjustable phase step-size, in combination with every other limitation of the claim. The claim is interpreted in light of the specification, especially Figs. 1 and 7.
- 4d. Claim 11 is allowed as being dependent on claim 10.
- 4e. Regarding claim 14, prior art of record fails to show a circuit with a clock circuit comprising a first stage, coupled to the sampler, capable of outputting a first stage output signal in response to the data signal; a second stage, coupled to the first stage, capable a second stage output signal in response to the first of outputting stage output signal, a third stage, coupled to the second stage, capable outputting the phase adjust signal in response to the second stage output signal; and stall logic, coupled to the first, second and third stages, and capable of holding the phase adjust signal in response to the first and second

Art Unit: 2611

stage output signals, in combination with every other limitation of the claim. The claim is interpreted in light of the specification, especially Figs 1 and 5.

- 4f. Claims 15-17 are allowed as being dependent on claim 14.
- 4g. Regarding claim 18, prior art of record fails to show a circuit with a clock circuit comprising a first stage, coupled to the sampler, capable of outputting a first stage output signal in response to the data signal; a second stage, coupled to the first stage, capable of outputting a second stage output signal in response to the first stage output signal; a third stage, coupled to the second stage, capable of outputting the phase adjust signal, having a first step-size, in response to the second stage output signal; stall logic, coupled to the first, second and third stages, capable of holding the phase adjust signal in response to the first and second stage output signals; an indicator, coupled to the third stage, capable of outputting a second step-size in response to the variable data bit- rate; and, a counter, coupled to the third stage and the indicator, capable of outputting the phase adjust signal having an adjustable step-size responsive to the first and second step-sizes, in combination with every other limitation of the claim. The claim is interpreted in light of the specification, especially Figs 1, 5 and 7.
- 4h. Claims 19-24 are allowed as being dependent on claim 18.
- 4i. Regarding claim 30, prior art of record fails to show a method for tracking signals wherein selecting an adjustable step-size includes determining a first step-size based on a variable data bit-rate of the signal; determining a second step-size

Art Unit: 2611

and summing the first and second step sizes to obtain adjustable the step-size,  $\underline{\mathsf{in}}$ 

combination with each and every other limitation of the claim.

4j. Claims 34, 35 and 36 are allowed as being dependent on claim 18.

Any comments considered necessary by applicant must be submitted no later

than the payment of the issue fee and, to avoid processing delays, should

preferably accompany the issue fee. Such submissions should be clearly labeled

"Comments on Statement of Reasons for Allowance."

Any comments considered necessary by applicant must be submitted no later

than the payment of the issue fee and, to avoid processing delays, should

preferably accompany the issue fee. Such submissions should be clearly labeled

"Comments on Statement of Reasons for Allowance."

Contact Information

5. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to VINEETA S. PANWALKAR whose telephone

number is (571)272-8561. The examiner can normally be reached on M-F 8:30-

5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mohammad Ghayour can be reached on 571-272-3021. The fax

phone number for the organization where this application or proceeding is

assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Art Unit: 2611

Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/V. S. P./ Examiner, Art Unit 2611

/Mohammad H Ghayour/ Supervisory Patent Examiner, Art Unit 2611